Comparison between flying capacitor and modular multilevel inverter by Adam, G.P. et al.
Strathprints Institutional Repository
Adam, G.P. and Anaya-Lara, O. and Burt, G.M. and Finney, S.J. and Williams, B.W. and McDonald,
J.R. (2009) Comparison between flying capacitor and modular multilevel inverter. In: IECON 2009,
the 35th Annual Conference of the IEEE Industrial Electronics Society and ICELIE 2009, the 3rd
IEEE International Conference on E-Learning in Industrial Electronics, 2009-09-03 - 2009-09-05,
Porto. (Unpublished)
Strathprints is designed to allow users to access the research output of the University of Strathclyde.
Copyright c© and Moral Rights for the papers on this site are retained by the individual authors
and/or other copyright owners. You may not engage in further distribution of the material for any
profitmaking activities or any commercial gain. You may freely distribute both the url (http://
strathprints.strath.ac.uk/) and the content of this paper for research or study, educational, or
not-for-profit purposes without prior permission or charge.
Any correspondence concerning this service should be sent to Strathprints administrator:
mailto:strathprints@strath.ac.uk
http://strathprints.strath.ac.uk/
Comparison between flying capacitor and modular 
multilevel inverter 
 
G. P. Adam, Olimpo Anaya-Lara, Member, IEEE, Graeme Burt, Member, IEEE, and J. R. McDonald, Senior Member, IEEE 
University of Strathclyde, Electronic and Electrical Engineering Department, Royal College Building,  
204 George Street, Glasgow, G1 1XW 
grain.adam@eee.strath.ac.uk
1
, olimpo.anaya-lara@eee.strath.ac.uk
2
, g.burt@eee.strath.ac.uk
3
, j.mcdonald@eee.strath.ac.uk
4 
 
Abstract─ the paper describes the operational principle of 
flying capacitor and modular multilevel inverters. The detailed 
discussions of dc link capacitors voltage balancing methods for 
both inverters are given in order to enable fair comparison. The 
causes of dc link capacitors voltage imbalance in flying 
capacitor multilevel inverter with more than three levels are 
highlighted. Computer simulation is used to compare the 
performance of both inverters under several operating 
conditions.  
Key words── Cascaded multilevel inverter, diode clamped 
inverter, flying capacitor inverter and modular inverter. 
I. INTRODUCTION 
 
ECENTLY, voltage source multilevel inverters have 
received much attention of researchers and industries, 
because they are capable of handling high voltage with 
minimum voltage stress on switching devices, generate 
output voltage with minimum harmonic content, and 
generate low dv/dt and have a lower common mode voltage, 
which result in reduced stress on motor bearing in drive 
applications [1]-[3]. The most common types of multilevel 
inverters are:  
• Diode clamped multilevel inverter. 
• Flying capacitors multilevel inverter. 
• Cascaded multilevel inverter with isolated dc source. 
 
Diode clamped multilevel inverter is the most accepted 
topology in industry for medium voltage applications such as 
medium voltage drive systems. However, they suffer from 
the problem of voltage imbalance of the dc link capacitors 
[2]-[7]. The problem becomes more complex with increased 
number of levels. Cascaded multilevel inverters have been 
used intensively in applications where reactive power is 
dominant such static synchronous compensator and active 
power filter [7]-[11]. However, they require complex 
transformers at their inputs in application involve real power 
exchange such as medium voltage drive system and dc 
transmission systems [3]. 
As number of levels increases, flying capacitor multilevel 
inverters are required number of large capacitors and 
complex capacitors voltage balancing method and unable to 
operate in applications involve large amount of reactive 
power [3]. 
Recently, modular multilevel inverter topology has been 
reported as an alternative to conventional multilevel inverters 
in medium and high voltage applications [12],[13]. It is able 
to overcome most of difficulties of conventional multilevel 
inverter and provides new set of features such: 
• Modular construction 
• It is extendable to any number of levels and capacitors 
voltage balance is attainable. 
• With increased number of levels, it generates high 
voltage with reduced voltage stress on switching device, 
and extremely low total harmonic distortion. 
• As number of levels increases, interface transformer and 
output filter can be eliminated, resulting in significant 
reduction in cost. 
• It has fault management capability and better fault ride-
through capability. 
 
Since, there are similarities between the flying capacitor 
and modular multilevel inverters in their structures, 
operational principles and pulse width modulation 
techniques. In addition to, both inverters are depending on 
phase voltage redundancies to balance dc link capacitors 
rather than line-to-line redundancies as in case of diode 
clamped. Nonetheless, modular multilevel inverters perform 
better than flying capacitor inverter as number of levels 
increases. Therefore, detail comparisons between flying 
capacitor and modular multilevel inverter are investigated in 
this paper. Several operating conditions have been 
considered to demonstrate the abilities of both inverters in 
improving system reliability and their limitations. Computer 
simulation has been used to confirm the validity of the 
results. 
II. REVIEW OF FLYING CAPACITOR AND 
MODULAR MULTILEVEL INVERTER 
A. Flying Capacitor Multilevel Inverter  
Fig. 1 shows one phase of three-phase flying capacitor 
multilevel inverter. Voltage across each capacitor must be 
maintained at ½Vdc , therefore the maximum voltage stress 
on switching device will be limited to one capacitor voltage 
[14]-[15]. The inverter in Fig. 1, produces three-level voltage 
between a and 0 as follow: 
• For voltage level ½Vdc, switches S1 and S2 must be turned 
on. 
• For voltage level 0, there are two possible switching 
combinations: 
a) Switches S1 and S3 must be turned on. 
b) Switches S2 and S4 must be turned on. 
• For voltage level -½Vdc switches S3 and S4 must be turned 
on. 
Table 1 summarizes the effect of different switching 
states on capacitors voltages, in addition to the current paths. 
In flying capacitor multilevel inverter, the switching 
combinations or states that produce the same phase voltage 
level will be referred to as redundant switching states. 
R 
 
Table 1: effect of current polarity and redundant switching states on 
capacitors voltage 
Voltage 
level 
Switching 
states 
Current 
polarity 
Current path 
State of 
capacitors 
ia>0 S1 & S2 unchanged 
½Vdc 1100 
ia<0 D1&D2 unchanged 
ia>0 S1 &C1& D3 charges C1 
1010 
ia<0 S3 &C1& D1 discharges C1 
ia>0 D4 &C1& S2 discharges C1 
0 
0101 
ia<0 S4 &C1& D2 charges C1 
ia>0 D3 & D4 unchanged 
-½Vdc 0011 
ia<0 S3 & S4 unchanged 
Note: the current direction in Fig. 1 is assumed positive 
 
From table 1 and Fig. 1, it can noticed that the voltage 
imbalance in three-level flying capacitor inverter can be 
created only when the output phase, a, is connected to 0 
voltage level. The switching state 1010 charges capacitor C1 
when ia>0 and discharges capacitor C1 when ia<0, while 
switching state 0101 discharges capacitor C1 when ia>0 and 
charges capacitor C1 when ia<0. Therefore, the voltage 
balance of capacitor C1 can be maintained if redundant 
switching states and phase current polarity are properly used.  
With increased number of levels the complexity capacitor 
voltage balancing in flying capacitor is increasing 
significantly due to mutual effect created by some switching 
states. For example, in a five-level inverter there are three 
groups of  redundant switching states, the first group charge 
or discharge only one capacitor depending on load current 
direction; the second group affect two capacitors in each 
instant, they charge one of the capacitor and discharge the 
other depending of load current polarity. The third group of 
redundant switching states affect three capacitors in each 
instant, they charge two capacitors and discharge the 
remaining one capacitor or vice versa depending on load 
current polarity. As a result the flying capacitor multilevel 
inverters with more three-level are unable to operate with 
zero power factor (or application involve large amount of 
reactive power such reactive power compensation devices). 
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Fig. 1: One-phase of three-level flying capacitor (also known as capacitor 
clamped) inverter 
 
B. Modular multilevel inverter 
Fig Fig. 1 shows one-phase of a three-level modular 
inverter. There are two groups of switches, main switches 
Sa1, Sa2, Sa3 and Sa4; and auxiliary switches Sx1, Sx2, Sx3 and 
Sx4. There are four complementary switch pairs per phase 
(Sa1, Sx1), (Sa2, Sx2), (Sa3, Sx3) and (Sa4, Sx4), such that 
Sai+Sxi=1, where i=1 to 4, 1 represents ON-state and 0 
represents OFF-state. For example, turning on Sa1 prevents 
Sx1 from being turned on.  
For a three-level inverter each capacitor in the circuit 
must be maintained at ½Vdc; in each instant four switches 
must be in ON-state, two from the main switches and the 
remaining two from the auxiliary switches; the voltage stress 
on each switching devices is limited to one capacitor voltage. 
Assume the supply midpoint in Fig. 2 as the output voltage 
reference, the three-level waveform between output phase a, 
and 0 can be synthesized as for follow:   
• For voltage level Va0=½Vdc, turn on all the upper main 
switches (Sa1 and Sa2) and all lower auxiliary switches 
(Sx3 and Sx4). 
• For voltage level Va0=0, there are four different switching 
combinations: 
i) Turn on Sa1, Sa3, Sx2 and Sx4. 
ii) Turn on Sa2, Sa3, Sx1 and Sx4. 
iii) Turn on Sa2, Sa4, Sx1 and Sx3. 
iv) Turn on Sa1, Sa4, Sx2 and Sx3. 
• For voltage level Va0=-½Vdc, turn on all upper auxiliary 
switches (Sx1 and Sx2) and all lower main switches (Sa3 and 
Sa4). 
For an n-level modular inverter the voltage across each 
capacitor and switching device is limited to Vdc/(n-1). The 
total number of capacitors required is 6n-6 (2n-2 per phase) 
and the number of switches (IGBT plus free wheeling diode) 
is 4(n-1), which is double compared to conventional 
multilevel inverter. 
In a three-level modular inverter the zero voltage level 
can be synthesized in four different ways 1010/0101, 
0110/1001, 0101/1010 and 1001/0110. Consider the 
switching state (1010/0101) as an example and assume the 
current direction in Fig. 2 as positive, for  ia>0 the upper 
capacitor C2 charges and lower capacitor C4 discharges; 
while upper capacitor C2 discharges and lower capacitor C4 
charges for ia<0. Table 1 summarizes all switching states and 
their effect on individual capacitors voltage. 
From Fig. 2 and table 2, it can be concluded that for a 
three-level modular inverter when phase a output is attached 
to zero voltage level the capacitors voltages behave as 
follows: 
• During the positive half cycle of the load current (ia>0), 
the upper capacitors are charging and lower capacitors 
discharging. 
• During the negative half cycle of the load current (ia<0), 
the upper capacitors are discharging and lower capacitors 
are charging. 
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Fig. 2: One-phase of three-level modular inverter 
 
Table 2: Effect of redundant switching states on capacitors voltages of a 
three-level modular converter. 
Load current Switching 
states Direction Path 
Effect on capacitors 
voltages 
0ai >  
Sa1Dx2 & Sx4Da3 
C2 ↑  and C4 ↓  
(A) 1010 
0ai <  
Sx2Da1 & Sa3Dx4 
C4 ↑  and  C2 ↓  
0ai >  
Sa2Dx1 & Sx4Da3 
C1 ↑  and C4↓  
(B) 0110 
0ai <  
Sx2Da1 & Sa3Dx4 
C4 ↑  and C1↓  
0ai >  
Sa2Dx1 & Sx3Da4 
C1 ↑  and C3↓  
(C) 0101 
0ai <  
Sx1Da2 & Sa4Dx3 
C3 ↑  and C1↓  
0ai >  
Sa1Dx2 & Sx3Da4 
C2 ↑  and C3↓  
(D) 1001 
0ai <  
Sx2Da1 & Sa4Dx3 
C3 ↑  and C2↓  
Note: ↑ represents charging state and ↓ represents discharging state. 
 
• Each capacitor cell is used only for half of the fundament 
period. In order to maintain voltage balance of each 
capacitor cell, the mean current drawn by each capacitor 
must be zero over one fundamental cycle. For an n-level 
inverter, each capacitor  will be used only for 1/(n-1) of the 
fundamental period, therefore with increased number of 
levels, each capacitor will be used for a  short period of 
time and as a result a significant reduction in capacitor size 
can be achieved. 
• In a modular multilevel inverter, switching device 
utilization is independent of its location in the circuit and 
of the modulation. 
Based these facts, the capacitor voltage balancing method 
for a three-level inverter is developed and summarized as 
follows: 
1- Sort the upper and lower capacitors according to their 
voltages and identify capacitors with maximum and 
minimum voltages using the following criteria: 
_ max 1 2max( , )upper c cK V V= , _ min 1 2min( , )upper c cK V V= , 
_ max 3 4max( , )lower c cK V V= . 
2- During the positive half cycle of the load current, 
select a switching state that charges the upper 
capacitor with minimum voltage and discharges the 
lower capacitor with maximum voltage. 
3- During the negative half cycle of the load current, 
select a switching state that discharges the upper 
capacitor with maximum voltage and charges the 
lower capacitor with minimum voltage. 
The capacitors voltage balancing method for a modular 
multilevel inverter with a large number of levels is similar to 
that of a three-level modular inverter except that more 
sophisticated software overhead is needed to sort the 
capacitors according to their voltages in order to determine 
which switching state must be selected. With increased 
number of level the voltage balance of dc capacitors in 
modular inverter remain achievable with reduced complexity 
of the balancing method despite significant increase in 
number of redundant states compare to capacitor clamped 
inverter. The modular multilevel inverters perform better 
than conventional multilevel inverters because they 
combined the advantages of conventional multilevel inverters 
such as: 
• Requires only one dc source and synthesizes intermediate 
voltage levels using dc link capacitors. 
• Utilizes of phase redundancy to balance dc link 
capacitors regardless of number of levels, power factor 
and modulation index. 
III. SIMULATION 
In this paper, sinusoidal pulse width modulation (SPWM) 
with frequency of 2.1 kHz is used as the basic modulation 
method for both converters.  The dc link voltage of 2kV and 
dc link capacitors each 2200µF is used with both converters. 
The performance of the three-level and five-level flying 
capacitor and modular multilevel inverters are evaluated 
under several scenarios to enable fair comparison. The main 
scenarios are: 
1. Effect of load power factor on dc link capacitor 
voltage balance. 
2. Effect of modulation on dc link capacitor voltage 
balance. 
 
The effect of load power factor and modulation index on 
voltage balanced of the dc link capacitors of the three and 
five-level flying capacitor and modular multilevel inverters 
are investigated.  To achieve these objectives, first three-
level flying capacitor and modular converter are considered. 
The results in Fig. 3 and 4 are obtained with three-level 
flying capacitor and modular inverters. The initial voltage of 
capacitor C1 (Flying capacitor inverter) for the phase legs a, 
b and c are set to 900V, 950V and 1050V. In case of modular 
inverter, the initial voltages for the capacitors of the three 
phases are Vc1=950V, Vc2=1050V, Vc3=1050V and Vc4=950V.  
It can be seen that the dc link voltage balance of flying 
capacitor and modular inverter are attainable regardless of 
load power factor and modulation index. However, with 
unity power factor and unity modulation index the capacitor 
voltages took longer to reach their set points than any other 
cases. The results of capacitor voltages obtained with 
modular inverter show some ripple in capacitor voltage. This 
is because, each dc capacitor in the structure has the 
opportunity to be charge for one fourth of fundamental and 
discharge for the remaining one fourth of the period as 
explain in section II, B.  
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(a) Line-to-line voltage 
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(a) Load current ( m=0.9 and pf=0.8 lagging) 
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(c) Voltage across capacitor C1 (zero power factor and m=1) 
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(d) Voltage across capacitor C1 (m=0.9 and pf=0.8) 
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(e) Voltage across capacitor C1 (m=1 and pf=1) 
Fig. 3: key waveforms obtained with three-level flying capacitor inverter 
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(a) Line-to-ling voltage 
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(b) Load current (m=0.9 and pf=0.8) 
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(c) Voltage across the capacitors of the three phases  
(m=0.9 and zero power factor) 
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(d) Voltage across the capacitors of the three phases (m=0.9 and pf=0.8) 
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(e) Voltage across the capacitors of the three phases (m=1 and pf=1) 
Fig.4: Key waveforms obtained with three-level modular inverter 
Fig. 5 and 6 show the results obtained with five-level 
flying capacitor and modular inverters using the same dc link 
voltage and capacitors used with three-level. Fig. 5 shows 
line-to-line voltage, load current and voltage across the 
capacitors of one phase. It can be seen that the capacitors 
voltages are diverging gradually from their set points (¼Vdc, 
½Vdc and ¾Vdc). In case of unity power factor the capacitors 
voltages are settle at the values higher than their desire set 
points. These may increase the voltage stress on switching 
devices. 
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Voltages across capacitors of the one phase (m=0.9 and pf=0.8) 
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Voltages across capacitors of one phase (m=0.9 and pf=0.1) 
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Voltage across capacitors of one phase (m=1 and pf=1) 
Fig. 5: Key waveforms obtained with five-level flying capacitor inverter 
 
Fig. 6 shows that the modular inverters with more than 
three-level perform better than flying capacitor over full 
linear range of modulation indices and load power factors. 
Since each capacitor in the modular multilevel converter 
circuit has the opportunity to be used for only 1
1n
T
−
, where T 
is fundamental period; half of this period will be used to 
charge the capacitor and the remaining half to discharge it, 
according to the load current direction. For the remaining 
period of 1
1n
T T
−
−  ,  the capacitor will remain unaffected as 
in the last state.  
This feature allows capacitors voltages to vary over a 
limited range depending on the operating conditions and it 
will not allow capacitor voltage divergence under any 
circumstance unless the load current becomes unipolar.  This 
situation is expected during the subtransient period when  
currents in some of the phases are riding over decaying dc 
offsets for the first few cycles following three-phase faults, 
and then the capacitors voltage will start to recover when the 
dc offset is damped. This condition will not be discussed 
here because it is out of scope of this paper. 
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Voltages across capacitors of the three phases (m=0.9 and pf=0.1) 
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Voltages across capacitors of the three phases (m=0.9 and pf=0.8) 
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Voltages across capacitors of the three phases (m=1 and pf=1) 
 
IV. CONCLUSIONS 
 
The paper discusses several issues concerning flying 
capacitor and modular multilevel inverters, including their 
operational principle and capacitors voltage balancing 
method. It has been found that in medium voltage 
applications where three-level inverters are sufficient both 
converters can be used, but on the ground of cost flying 
capacitor will be the cheaper option. In medium to high 
voltage applications where three-level inverters are not 
sufficient in term of voltage level, modular converter is the 
best candidate.  
It has been demonstrated that numerous advantages can 
be achieved when modular converter with large number of 
levels is used in medium to high voltage applications. Some 
these advantages are: 
• It generates high voltage using commercial switching 
devices with extremely low voltage distortion which 
may eliminate need for coupling transformer and filter. 
• It generates output voltage with extremely low dv/dt and 
common mode voltage which may increase the life time 
of mechanical bearing in drive applications. 
• It can be operated with zero power factor lagging or 
leading as STATCOM and unity power factor as 
inverter of rectifier without creating difficulty in its DC 
link. 
• Continuous operation with imbalance load, symmetrical 
and asymmetrical faults are possible without increasing 
the risk of damaging some switching devices due to 
over-voltage. 
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